

## Computing with volatile memristors: an application of non-pinched hysteresis

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2017 Nanotechnology 28 075204

(<http://iopscience.iop.org/0957-4484/28/7/075204>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 134.148.10.13

This content was downloaded on 26/02/2017 at 07:43

Please note that [terms and conditions apply](#).

You may also be interested in:

[Memcomputing with membrane memcapacitive systems](#)

Y V Pershin, F L Traversa and M Di Ventra

[Dynamic computing random access memory](#)

F L Traversa, F Bonani, Y V Pershin et al.

[Memristor-based neural networks](#)

Andy Thomas

[Using the multi-bit feature of memristors for register files in signed-digit arithmetic units](#)

Dietmar Fey

[On the physical properties of memristive, memcapacitive and meminductive systems](#)

Massimiliano Di Ventra and Yuriy V Pershin

[SPICE modeling of flux-controlled unipolar memristive devices](#)

Fang Xu-Dong, Tang Yu-Hua, Wu Jun-Jie et al.

[If it's pinched it's a memristor](#)

Leon Chua

[Solid-state memcapacitive device based on memristive switch](#)

J Flak, E Lehtonen, M Laiho et al.

[A physics-based compact model of ferroelectric tunnel junction for memory and logic design](#)

Zhaohao Wang, Weisheng Zhao, Wang Kang et al.

# Computing with volatile memristors: an application of non-pinched hysteresis

Y V Pershin<sup>1,2</sup> and S N Shevchenko<sup>3,4</sup>

<sup>1</sup>Department of Physics and Astronomy, University of South Carolina, Columbia, SC 29208, USA

<sup>2</sup>Nikolaev Institute of Inorganic Chemistry SB RAS, Novosibirsk 630090, Russia

<sup>3</sup>B I Verkin Institute for Low Temperature Physics and Engineering, Kharkov 61103, Ukraine

<sup>4</sup>V N Karazin Kharkov National University, Kharkov 61022, Ukraine

E-mail: [pershin@physics.sc.edu](mailto:pershin@physics.sc.edu)

Received 9 November 2016, revised 6 December 2016

Accepted for publication 13 December 2016

Published 16 January 2017



CrossMark

## Abstract

The possibility of in-memory computing with volatile memristive devices, namely, memristors requiring a power source to sustain their memory, is demonstrated theoretically. We have adopted a hysteretic graphene-based field emission structure as a prototype of a volatile memristor, which is characterized by a non-pinched hysteresis loop. A memristive model of the structure is developed and used to simulate a polymorphic circuit implementing stateful logic gates, such as the material implication. Specific regions of parameter space realizing useful logic functions are identified. Our results are applicable to other realizations of volatile memory devices, such as certain NEMS switches.

Keywords: memristor, in-memory computing, material implication, field emission, graphene

(Some figures may appear in colour only in the online journal)

## 1. Introduction


Currently, there is strong interest in the in-memory computing concept. In particular, there are expectations that in-memory computing architectures may help to overcome the von Neumann bottleneck problem [1] of conventional computers and thus provide us with better computing machines. Memristive [2] (memory resistive) and memcapacitive [3] (memory capacitive) elements that combine information processing and storage functionalities in simple device structures of nanoscale dimensions have received a great deal of attention in the context of an in-memory computing (memcomputing [4]) paradigm. In fact, the material implication gate was demonstrated experimentally with non-volatile memristive devices several years ago [5]. This idea has been further developed and reviewed in a number of papers [6–12].

While there is a wide variety of physical systems with memory [13], it is generally agreed that non-volatile memory devices are the most suitable candidates for in-memory computing, and for good reason. In this paper, however, we explore a different route to in-memory computing based on *volatile* memristive devices. It is shown that, in principle, simple circuits of volatile memristors can provide some useful

logic functions. Here, we do not aim to develop a practical in-memory computing architecture, but rather present a proof of concept application of volatile memristors. Eventually, it may find its own application niche.

To make our description physically based, in this paper we consider the hysteretic behavior of carbon-based field emitters [14–18]. For concreteness, we have chosen a hysteretic graphene-based field emission structure [17] as a prototype of a volatile memristor. The memory effect in such a structure is attributed to a field-induced detachment of a portion of a graphene sheet from a substrate [17]. As in this system, the minimum voltage required to induce an OFF to ON transition  $V_{ON}$  is larger than that needed for the transition from ON to OFF,  $V_{OFF}$ , there is a voltage interval where the structure remembers its state (defined by the history of the voltage applied). The choice of the graphene-based moving emitter is justified by the combination of its unique electrical and mechanical properties [19] potentially viable for long-time operations [20].

Thus, there are two main results reported in this paper: (i) the memristive model of graphene field emitters, and (ii) realization of in-memory computing gates based on such devices. Accordingly, this paper is organized as follows. We



**Figure 1.** (a) and (b): schematic representation of low- and high-current states of the graphene field emitter: (a) the low-current state (the edge is attached to the substrate,  $x = 0$ ) and (b) the high-current state (the edge is detached/standing,  $x = 1$ ). Both states are stable at  $V_{\text{OFF}} < V < V_{\text{ON}}$ . (c) Memristive circuit model of the circuits in (a) and (b).

develop a memristive model of hysteretic graphene-based field emitters in section 2. In particular, in the first part of this section, we formulate general equations of the model, while in the second part (that may be skipped by those readers who are not interested in model details), we formulate the model parameters based on our understanding of physical processes associated with graphene detachment from a substrate. In section 3, an implementation of logic gates based on volatile memristors is explored. We conclude in section 4 with a summary of our study.

## 2. Memristive model of graphene field emitters

In this section we develop a memristive model of graphene field emitters [17] showing that such devices can be classified as first-order voltage-controlled memristive systems. Our model is well suited for the description of experimental results as it captures both the switching dynamics and physics of field emission. We emphasize that the suggested memristive model can be adopted for the description of other nano-mechanical systems with memory, including those [21–23] that do not require high voltages for their operation. The switching voltages for such two-terminal NEMS switches are below 10 V [21, 22], making them potentially compatible with CMOS logic signals. We emphasise that the stateful logic with NEMS introduced in this work is fundamentally different from previously considered NEMS logic designs [24].

### 2.1. Memristive model

In a recent experiment [17], a strong hysteresis in current–voltage characteristics of field emission from the edge of graphene on  $\text{SiO}_2$  was observed. This behavior was explained by a field-assisted local detachment of the graphene edge from the substrate (for a schematic illustration see figure 1). In particular, it was demonstrated that when the system is subjected to an increasing voltage  $V$  from 0 to a maximum value, there is a rapid increase in the current at a certain  $V_{\text{switch}}$  (in what follows, denoted by  $V_{\text{ON}}$ ). On the way back, a current drop is observed at  $V_{\text{OFF}} < V_{\text{ON}}$  such that  $V_{\text{ON}}/V_{\text{OFF}} \approx 7$ .

Importantly, in the hysteretic region (ranging from  $V_{\text{OFF}}$  to  $V_{\text{ON}}$ ), the current is stable in the sense that the system can stay arbitrarily long in one of two (in some samples, many) possible current states. Thus, the memory of such field emitters can be classified as long-term and volatile (the memory is lost at small  $V$  including  $V = 0$ ).

In order to describe the hysteretic field emission from graphene, we use the formalism of memristive devices developed by Chua and Kang [2]. According to the definition, an  $N$ -order voltage-controlled memristive system is given by

$$I(t) = R_M^{-1}(\mathbf{x}, V, t)V(t), \quad (1)$$

$$\dot{\mathbf{x}} = f(\mathbf{x}, V, t), \quad (2)$$

where  $R_M$  is the memristance (memory resistance), which depends on the input voltage  $V$  and vector  $\mathbf{x}$  of  $N$  internal state variables. The function  $f$  in equation (2) defines the dynamics of the internal state. Nowadays, equations (1)–(2) are widely used to model a broad range of emergent non-volatile memory devices [13]. Moreover, the present authors applied equations (1)–(2) to field emission from carbon nanotubes [18].

It is natural to select the internal state variable  $x$  as  $x = L_p/L_{\text{tot}}$ , where  $L_p$  is the length of the detached (standing) portion of the edge, and  $L_{\text{tot}}$  is the edge length. Two limit cases (completely attached,  $x = 0$ , and detached,  $x = 1$ , edges) are schematically depicted in figure 1. Generally,  $x$  can take any intermediate value between 0 and 1. To formulate the memristive model of graphene field emitters, we assume that the current in  $x = 0$  and  $x = 1$  states can be described by the Fowler–Nordheim law [25]. Note that this assumption is in agreement with experimental observations [17].

The total current can be written as a sum of currents through the attached and detached regions of the edge:

$$I = (1 - x)I_{\text{OFF}} + xI_{\text{ON}}, \quad (3)$$

where  $I_{\text{OFF}}$  and  $I_{\text{ON}}$  are the total emission currents at  $x = 0$  and  $x = 1$ , respectively.  $I_{\text{OFF}}$  and  $I_{\text{ON}}$  are represented using the Fowler–Nordheim law as

$$I_{\text{OFF(ON)}} = A_{\text{OFF(ON)}} V^2 \exp - \frac{B_{\text{OFF(ON)}}}{V}. \quad (4)$$

Here,  $A_{\text{OFF(ON)}}$  and  $B_{\text{OFF(ON)}}$  are constants discussed in section 2.2.


In order to reproduce the experimental results [17], it is sufficient to select the function  $f$  in equation (2) as

$$f(V) = \begin{cases} \gamma & \text{if } V \geq V_{\text{ON}} \\ -\gamma & \text{if } V \leq V_{\text{OFF}}, \\ 0 & \text{otherwise} \end{cases} \quad (5)$$


where  $\gamma > 0$  is the rate of change of  $x$ . In fact, the function  $f$  defined by equation (5) can describe both types of memristors: non-volatile and volatile. Assuming a positive  $V_{\text{ON}}$ , the memristor type is defined by inequalities

$$\begin{aligned} V_{\text{ON}} > V_{\text{OFF}} \geq 0 & : \text{volatile}, \\ V_{\text{ON}} > 0 > V_{\text{OFF}} & : \text{non-volatile}. \end{aligned} \quad (6)$$


Figure 2 schematically shows examples of the dynamics of  $x$  in a volatile memristor (such as the graphene field emitter), figure 2(a), and in a hypothetical non-volatile memristor,



**Figure 2.** Hysteretic curves for the internal state variable  $x$  of (a) volatile (graphene field emitter) and (b) hypothetical nonvolatile memristor. The insets demonstrate respective non-pinned and pinched hysteretic  $I$ - $V$  curves.



**Figure 3.**  $I$ - $V$  curve of the graphene field emitter found using equations (1)–(5) with the following set of parameter values:  $V_{\text{OFF}} = 50$  V,  $V_{\text{ON}} = 350$  V,  $A_{\text{ON}} = 2.32 \cdot 10^{-9}$  A V $^{-2}$ ,  $B_{\text{ON}} = 662.2$  V,  $A_{\text{OFF}} = 1.99 \cdot 10^{-14}$  A V $^{-2}$ ,  $B_{\text{OFF}} = 160.6$  V,  $\gamma T = 100$ , where  $T$  is the voltage period. Inset: the same curve shown in the linear scale.



**Figure 4.** In-memory computing circuit considered in this work. The circuit combines two memristors  $M_i$ , resistor  $R$  and two voltage sources.

figure 2(b), subjected to a periodic quasistatic waveform voltage.

A calculated  $I$ - $V$  curve of a graphene field emitter subjected to a triangular waveform voltage is shown in figure 3.

**Table 1.** Codes [12] of logic operations calculated according to equation (9). These codes are defined with respect to different pairs of initial states of  $M_1$  and  $M_2$  and can describe the final state of any device of interest (in our case,  $M_1$  or  $M_2$ ). For more information, see the text and [12].

Set to 0	0	XOR	6	copy $M_1$	12
NOR	1	NAND	7	$\text{IMP}_2$	13
$\text{NOT}(\text{IMP}_2)$	2	AND	8	OR	14
$\text{NOT } M_1$	3	$\text{NOT}(\text{XOR})$	9	set to 1	15
$\text{NOT}(\text{IMP}_1)$	4	copy $M_2$	10		
$\text{NOT } M_2$	5	$\text{IMP}_1$	11		

We emphasize that our volatile memristor exhibits a non-pinned hysteresis.

## 2.2. Physical basis of the model

Here, we briefly discuss the expressions for the model parameters  $A_{\text{OFF}(\text{ON})}$  and  $B_{\text{OFF}(\text{ON})}$ .

Consider the field emission from a graphene-based cathode, as presented in figure 1. The potential difference  $V(t)$  between the cathode and anode results in the electric field  $E = \beta V/D$ , where  $D$  is the distance between the electrodes and  $\beta$  is the form factor. Then the current is described by the Fowler–Nordheim formula [14, 26]

$$I(V) = AV^2 \exp(-B/V),$$

$$A = \frac{e^3}{16\pi^2\hbar} \frac{1}{\varphi} \left(\frac{\beta}{D}\right)^2 S, \quad B = \frac{4\sqrt{2m}}{3e\hbar} \varphi^{3/2} \left(\frac{\beta}{D}\right)^{-1}, \quad (7)$$


where  $e$  and  $m$  are the electron charge and mass,  $\hbar$  is the Planck constant,  $S$  is the effective emitting surface, and  $\varphi = 4.8$  eV is the work function.

In figure 1, situation (a) corresponds to the graphene sheet entirely attached to the substrate, while in case (b), the edge of the sheet is detached. Following the arguments put forward in [17], we believe that the main effect is likely associated with the change in the form factor  $\beta$  and effective emitting surface  $S$ . Introducing  $\beta_{\text{OFF}(\text{ON})}$  and  $S_{\text{OFF}(\text{ON})}$  for the low- and high-current states, the model parameters are defined as  $A_{\text{OFF}(\text{ON})} \equiv A(S_{\text{OFF}(\text{ON})}, \beta_{\text{OFF}(\text{ON})})$  and  $B_{\text{OFF}(\text{ON})} \equiv B(S_{\text{OFF}(\text{ON})}, \beta_{\text{OFF}(\text{ON})})$ . An intermediate situation is described by the superposition state, equation (3).


## 3. Logic gates

### 3.1. Circuit and calculation of the operation code

The possibility of in-memory computing with volatile memristors is investigated employing the circuit shown in figure 4, which is similar to the circuit used in the demonstration of the material implication with non-volatile memristors [5]. In what follows, this circuit is simulated based on the Kirchhoff's



**Figure 5.** Operation type as a function of applied voltages calculated using the figure 4 circuit with  $R = 10^6 \Omega$ . The final states of  $M_1$  and  $M_2$  hold the logic function outputs presented in (a) and (b), respectively. These plots were obtained with the same parameters of  $M_1$  and  $M_2$  as in figure 3.



**Figure 6.** Operation type as a function of applied voltages calculated using the figure 4 circuit with  $R = 10^8 \Omega$  and  $10^{13} \Omega$ . These plots were obtained with the same parameters of  $M_1$  and  $M_2$  as in figure 3.

circuit laws equation for  $V_R(t)$

$$\frac{V_1 - V_R(t)}{R_{M,1}} + \frac{V_2 - V_R(t)}{R_{M,2}} = \frac{V_R(t)}{R}, \quad (8)$$


which is supplemented by equations (1), (2) for the dynamics of memristances  $R_{M,1}$  and  $R_{M,2}$ . In equation (8),  $V_R(t)$  is the voltage across  $R$ .

Following [12], we analyze the simulation results calculating a numerical code that can be associated with a specific logic operation. Taking  $w_i = 1, 2, 4, 8$  as weights for the input combinations (0, 0), (0, 1), (1, 0) and (1, 1), the numerical code is calculated as a weighted sum of the final

state of a selected memristor,

$$\text{code} = \sum_{i=1}^4 w_i b_{ij}^f, \quad (9)$$

where  $b_{ij}^f$  is the final state (0 or 1) of the device of interest  $j$  (in our case,  $M_1$  or  $M_2$ ) for the  $i$ th input combination (0, 0), (0, 1), (1, 0) or (1, 1) that corresponds to  $i = 1, 2, 3, 4$ . Table 1 summarizes the logic functions for all possible code values. In this table, the standard notations are used for the logic functions, e.g. NOT is the logical negation, IMP is the material implication (in particular,  $\text{IMP}_1$  is  $M_1 \rightarrow M_2$ ), etc. In



**Figure 7.** Effect of the variability of memristor parameters. To obtain these plots we used  $R = 10^6 \Omega$ , and higher  $V_{ON(OFF)}$  for  $M_2$ :  $V_{OFF} = 60$  V and  $V_{ON} = 420$  V in (a) and (b), and  $V_{OFF} = 70$  V and  $V_{ON} = 490$  V in (c) and (d). All other model parameters are as per figure 3. Compare with figure 5.

our numerical simulations of the figure 4 circuit, we have encountered the following operation codes: 0, 2, 4, 10–13, 15.

### 3.2. Diagrams of logic operations

Figures 5 and 6 show some selected results of our simulations. In order to obtain each point of these plots, we simulated the dynamics of the figure 4 circuit for all possible pairs of the initial states of  $M_1$  and  $M_2$  subjected to  $V_1$  and  $V_2$ . The operation code was found with equation (9) and interpreted based on table 1.

According to figure 5, the logic operations are symmetric for  $M_1$  and  $M_2$  with respect to the  $V_1 = V_2$  line. As expected, at low voltages applied to  $M_i$ ,  $x_i$  changes to 0, and at high voltages, it changes to 1, and there is also a stability region (copy to  $M_i$ ). At  $R = 0$ , the common stability region is a square defined by the lines  $V_i = V_{ON(OFF)}$ . This square is

deformed at  $R > 0$  (this can be seen by placing figure 5(b) over figure 5(a) or vice versa). The most important voltages regions, however, are those providing the material implication (IMP) and negation of implication (NOT(IMP)) gates. The importance of the material implication stems from the fact that it is a fundamental logic gate [27], which, together with ‘set to 0’ (FALSE) operation, form a computationally complete logic basis.

Figure 6 shows the effect of the resistance of  $R$  on logic operations regions. One can notice that, generally, an increase in  $R$  scales the operation regions in figure 5(a) to higher voltages. In particular, one can notice the disappearance of ‘set to 1’ regions (these regions are now beyond the scales presented) and, in fact, an increase of the region of NOT (IMP). This observation, actually, is of value as the proper choice of  $R$  simplifies the experimental realization of logic gates and improves reliability.

In order to demonstrate the proposed logic gates experimentally, one can implement, for example, the following operation protocol. First of all, the memristors can be independently initialized by grounding the common point of their connection with  $R$  and applying suitable voltage sequences  $V_1(t)$  and  $V_2(t)$ . Next, the grounding of the connection point is released while  $V_1$  and  $V_2$  are kept in the stability region of memristors (operation codes 10 and 12). Third,  $V_1$  and  $V_2$  can be simultaneously placed into the desired operation point and switched back into the stability region. The calculation results will be stored in the final states of the memristors.

### 3.3. Parameter variability effects

In this section, we investigate the effect of the variability of memristor parameters on the logic functions realized with the figure 4 circuit. Specifically, we consider the operation of the figure 4 circuit employing memristors with different threshold voltages. For this purpose, the simulations are performed using higher values of threshold voltages of  $M_2$ , keeping all other simulation parameters as in the figure 5 simulations. Figure 7 presents two examples of such calculations showing the diagrams found at about 20% and 40% higher threshold voltages of  $M_2$  compared to  $M_1$ .

In figure 7, one can notice that the diagrams for  $M_1$  and  $M_2$  are no longer symmetric. At the same time, the general topologies of the diagrams are the same as those in figure 5. Importantly, the areas of useful logic functions for  $M_1$  (the implication and negation of implication) increase with an increase in  $V_{OFF}$  and  $V_{ON}$  of  $M_2$ . This observation can be used, e.g. to achieve more stable operation of such memristive logic gates.

## 4. Conclusion

We considered the possibility of in-memory computing (in the form of boolean logic) based on volatile memristive devices. As a prototype of such structures, a hysteretic graphene field emitter was adopted. A memristive model of field emission from the graphene cathode was developed. This model is practical for the description of real experiments. While the hysteretic graphene field emitter considered in this work requires high voltages for its operation (hundreds of volts), its switching voltages can be reduced down to a few tens of volts [28] reducing the gap between the electrodes. Two-terminal NEMS switches [21–23] provide a low-voltage alternative to high-voltage hysteretic graphene field-emission devices.

Moreover, it was shown that simple circuits of volatile memristors can serve as a polymorphic logic gate. Specifically, we have demonstrated that in addition to the trivial operation set (FALSE, TRUE and hold the state), the same circuit can implement the material implication and the negation of implication. We expect that volatile memristors could find their own applications, e.g. in low-level information processing circuits.

## Acknowledgments

This work has been supported by the Russian Scientific Foundation grant No. 15-13-20021. The authors gratefully acknowledge fruitful discussions with A V Okotrub and DV Gorodetskiy.

## References

- [1] Backus J 1978 Can programming be liberated from the von Neumann style? A functional style and its algebra of programs *Comm. Assoc. Comp. Mach.* **21** 613–41
- [2] Chua L O and Kang S M 1976 Memristive devices and systems *Proc. IEEE* **64** 209–23
- [3] Di Ventra M, Pershin Y V and Chua L O 2009 Circuit elements with memory: memristors, memcapacitors, and meminductors *Proc. IEEE* **97** 1717–24
- [4] Di Ventra M and Pershin Y V 2013 The parallel approach *Nat. Phys.* **9** 200
- [5] Borghetti J, Snider G S, Kuekes P J, Yang J J, Stewart D R and Williams R S 2010 Memristive switches enable stateful logic operations via material implication *Nature* **464** 873–6
- [6] Yang J J, Strukov D B and Stewart D R 2013 Memristive devices for computing *Nat. Nanotechnol.* **8** 13–24
- [7] Kvatinsky S, Satat G, Wald N, Friedman E G, Kolodny A and Weiser U C 2014 Memristor-based material implication (imply) logic: design principles and methodologies *IEEE Trans. VLSI Syst.* **22** 2054–66
- [8] Kvatinsky S, Belousov D, Liman S, Satat G, Wald N, Friedman E G, Kolodny A and Weiser U C 2014 Magic memristor-aided logic *IEEE Trans. Circuits Syst. II* **61** 895–9
- [9] Traversa F L, Bonani F, Pershin Y V and Di Ventra M 2014 Dynamic computing random access memory *Nanotechnology* **25** 285201
- [10] Siemon A, Menzel S, Waser R and Linn E 2015 A complementary resistive switch-based crossbar array adder *IEEE J. Emerg. Sel. Top. Circuits Syst.* **5** 64–74
- [11] Siemon A, Menzel S, Chattopadhyay A, Waser R and Linn E 2015 In-memory adder functionality in 1s1r arrays 2015 *IEEE Int. Symp. Circ. Syst. (ISCAS)* 1338–41
- [12] Pershin Y V, Traversa F L and Di Ventra M 2015 Memcomputing with membrane memcapacitive systems *Nanotechnology* **26** 225201
- [13] Pershin Y V and Di Ventra M 2011 Memory effects in complex materials and nanoscale systems *Adv. Phys.* **60** 145
- [14] Elefskii A V 2010 Carbon nanotube-based electron field emitters *Phys.-Usp.* **53** 863
- [15] Fedoseeva Y V, Bulusheva L G, Okotrub A V, Kanygin M A, Gorodetskiy D V, Asanov I P, Vyalikh D V, Puzyr A P and Bondar V S 2015 Field emission luminescence of nanodiamonds deposited on the aligned carbon nanotube array *Sci. Rep.* **5** 9379
- [16] Li Y, Sun Y and Yeow J T W 2015 Nanotube field electron emission: principles, development, and applications *Nanotechnology* **26** 242001
- [17] Kleshch V I, Bandurin D A, Orekhov A S, Purcell S T and Obraztsov A N 2015 Edge field emission of large-area single layer graphene *Appl. Surf. Sci.* **357(B)** 1967–74
- [18] Gorodetskiy D V, Gusel'nikov A V, Shevchenko S N, Kanygin M A, Okotrub A V and Pershin Y V 2016 Memristive model of hysteretic field emission from carbon nanotube arrays *J. Nanophoton.* **10** 012524
- [19] Zhang W-M, Hu K-M, Peng Z-K and Meng G 2015 Tunable micro- and nanomechanical resonators *Sensors* **15** 26478
- [20] Fonseca D J and Sequera M 2011 On MEMS reliability and failure mechanisms *Int. J. Qual. Stat. Reliab.* **2011** 820243

- [21] Nieminen H, Ermolov V, Nybergh K, Silanto S and Ryhanen T 2002 Microelectromechanical capacitors for rf applications *J. Micromech. Microeng.* **12** 177
- [22] Sun J, Schmidt M E, Muruganathan M, Chong H M H and Mizuta H 2016 Large-scale nanoelectromechanical switches based on directly deposited nanocrystalline graphene on insulating substrates *Nanoscale* **8** 6659
- [23] Loh O Y and Espinosa H D 2012 Nanoelectromechanical contact switches *Nat. Nanotechnol.* **7** 283
- [24] Peschot A, Qian C and Liu T-J K 2015 Nanoelectromechanical switches for low-power digital computing *Micromachines* **6** 1046–65
- [25] Fowler R H and Nordheim L 1928 Electron emission in intense electric fields *Proc. R. Soc. A* **119** 173–81
- [26] Sheshin E P 2001 *Surface Structure and Electron Field Emission Properties of Carbon Materials* (Moscow: MFTI)
- [27] Whitehead A N and Russell B 1912 *Principia Mathematica* vol 2 (Cambridge: Cambridge University Press)
- [28] Konakova R V, Okhrimenko O B, Svetlichnyi A M, Ageev O A, Volkov E Y, Kolomiytsev A S, Jityaev I L and Spiridonov O B 2015 Characterization of field-emission cathodes based on graphene films on SiC *Semiconductors* **49** 1242–5